atomic for Dummies
The memory controller is barely accountable for ensuring that that memory & cache on distinct processors stays dependable - if you write to memory on CPU1, CPU2 will not have the ability to go through something else from its cache. It's not its obligation to be sure that they're the two attempting to manipulate the same details. There are many lowe